



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DÖCKET NO.	CONFIRMATION NO. 3929	
10/086,938 02/28/2002		George Apostol JR.	112631-140700		
25943	7590 11/02/2005		EXAMINER		
	E, WILLIAMSON & V	KNOLL, CLIFFORD H			
PACWEST CENTER, SUITE 1900 1211 SW FIFTH AVENUE			ART UNIT	PAPER NUMBER	
PORTLAND	OR 97204	2112			

DATE MAILED: 11/02/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			Application No.	Α	Applicant(s)				
			10/086,938	Δ	APOSTOL ET AL.				
Office Action Summary		-	Examiner	Δ	Art Unit				
			Clifford H. Knoll	2	112				
	The MAILING DATE of this commun	nication appe	ars on the cover sheet w	vith the cor	respondence ad	ldress			
Period fo	or Reply								
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this come e period for reply specified above is less than thirty (3 period for reply is specified above, the maximum so the to reply within the set or extended period for reply reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136 munication. 30) days, a reply w tatutory period will y will, by statute, c.	(a). In no event, however, may a vithin the statutory minimum of thi apply and will expire SIX (6) MO ause the application to become A	reply be timely irty (30) days w NTHS from the NBANDONED (r filed fill be considered timely mailing date of this co (35 U.S.C. § 133).				
Status									
1) 又	Responsive to communication(s) file	ed on <i>08 Jul</i> y	<i>,</i> 2002.						
•—	•								
3)□									
,—	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	ion of Claims								
· _		annlication							
•	Claim(s) <u>1-40</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.								
	Claim(s) is/are allowed.								
· · · · · ·	Claim(s) is/are allowed. Claim(s) <u>1-35,39 and 40</u> is/are rejected.								
· · ·									
′=	☐ Claim(s) are subject to restriction and/or election requirement.								
Applicati	ion Papers								
	•	e Evaminer							
•	9) The specification is objected to by the Examiner. 10) The drawing(s) filed on <u>28 February 2002</u> is/are: a) accepted or b) objected to by the Examiner.								
10)23	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
,—	, under 35 U.S.C. § 119	•							
	-	fan fana'n n	-iih	C 440/-> /-	-1) (f)				
	Acknowledgment is made of a claim	for foreign p	riority under 35 U.S.C.	§ 119(a)-(d	3) or (τ).				
a) _l	a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received.								
				Analiaatian	No	•			
	2. Certified copies of the priority3. Copies of the certified copies				<u></u>	Stone			
	application from the Internation	•		received	in this National	Stage			
* 5	See the attached detailed Office action	•		t received.					
A44a-b	M-)			·					
Attachmen	t(s) e of References Cited (PTO-892)		4) 🖂 Intonúc	Summary (P	TO 413\				
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (F	PTO-948)	Paper No	(s)/Mail Date.	·				
3) Inform	mation Disclosure Statement(s) (PTO-1449 or r No(s)/Mail Date		5) Notice of Other:		ent Application (PTC	D-152)			

Art Unit: 2112

DETAILED ACTION

This Office Action is responsive to communication filed 8/22/05. Currently claims 1-40 are pending.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

1. Claims 1-4, 6-9, 11-20, 22-26, and 39 are rejected under 35 U.S.C. 102(e) as being anticipated by Chen (US 5197130).

Regarding claims 1, 16, and 17, Chen discloses an array of memory cells (e.g., col. 14, lines 30-39); a first data transfer interface coupled to the array of memory cells to provide a first access path for a selected one of a processor and a plurality of subsystems of the IC to access said array of memory cells (e.g., Figure 10; col. 17, lines 48-51) a second data transfer interface coupled to the array of memory cells to provide a second access path for said processor to access said array of memory cells (e.g., col. 20, lines 53-54; Figure 10, "Section 8: "50"); and a controller coupled to the array of

Art Unit: 2112

memory cells and the first and second data transfer interfaces to control said array of memory cells and said first and second data transfer interfaces to facilitate concurrent accesses of said memory unit by said processor and said subsystems (e.g., Fig. 19a, "44"). Chen also discloses the second access path provides access to the memory cell accessible through the first access path (e.g., Fig. 17, "Bank Decoders" which arbitrate for access among all interfaces, col. 20, lines 15-16).

Regarding claims 2 and 18, Chen also discloses the first data transfer interface comprises a first inbound queue coupled to said array of memory cells for queuing a first plurality of memory accesses of said processor and said subsystem of a first priority; a second inbound queue coupled to said array of memory cells for queuing a second plurality of memory accesses of said processor and said subsystem of a second priority (e.g., Fig. 14, "324"); and an outbound queue coupled to said array of memory cells for queuing output responses to said first and second plurality of memory accesses of said processor and said subsystem of said first and second priorities accessed through said first and second inbound queues (e.g., Fig. 14, "326").

Regarding claims 3 and 19, Chen also discloses second data transfer interface comprises an inbound queue coupled to said array of memory cells for queuing a first plurality of memory accesses of said processor; and an outbound queue coupled to said array of memory cells for queuing output responses to said first plurality of memory accesses of said processor (e.g., col. 17, lines 48-51).

Regarding claims 4 and 20, Chen also discloses controller comprises a sequential storage structure coupled to said array of memory cells (e.g., Fig. 14, "330");

Art Unit: 2112

a multiplexor (e.g., Fig. 14, "320", Fig. 13, "44"), coupled to inbound queues of said first and second data transfer units and said sequential storage structure to sequence memory accesses queued in said inbound queues into said sequential storage structure; and a state machine coupled to said sequential storage structure, said multiplexor, and said inbound queues of said first and second data transfer units to control their operation (e.g., Fig. 14, "332").

Regarding claims 6 and 22, Chen also discloses sequence memory accesses queued in inbound queues of said first data transfer interface into said sequential storage structure, in accordance with assigned priorities of said inbound queues (e.g., col. 17, lines 59-64).

Regarding claims 7 and 23, Chen also discloses the controller comprises a first sequential storage structure to stage headers for output responses to memory accesses (e.g., col. 22, lines 27-29); a second sequential storage structure coupled to said array of memory cells to stage output responses to memory accesses (e.g., Fig. 14, "334"); a first multiplexor coupled to said first and second sequential storage structures to selective output one of said staged headers of output responses to memory accesses and said staged output responses to memory accesses (e.g., col. 22, lines 30-32); a second multiplexor coupled to said first multiplexor and outbound queues of said first and second data transfer units to selective output the selected output of said first multiplexor to a selected one of said outbound queues of said first and second data transfer unit (e.g., Fig. 14, "SECTION PATH", "326"); and a state machine coupled to said first and second sequential storage structures, said first and second multiplexors,

and said outbound queues of said first and second data transfer units to control their operation (e.g., Fig. 14, "332").

Regarding claim 8, Chen discloses queuing first memory accesses of a processor and a plurality of subsystems of the IC in inbound queues of a first data transfer interface (e.g., col. 20, lines 53-54); queuing second memory accesses of the processor in an inbound queue of a second data transfer interface (e.g., Fig. 14, "324"); sequencing said first and second memory accesses into a single sequence of memory accesses (e.g., Fig. 14, "332"; col. 17, lines 48-51); and servicing said first and second memory accesses in accordance with their sequence order (e.g., col. 17, lines 36-40).

Regarding claim 9, Chen also discloses where queuing of said first memory accesses in inbound queues of a first data transfer interface comprises queuing said first memory accesses into inbound queues of said first data transfer interface having associated priorities, in accordance with priorities of said first memory accesses (e.g., col. 18, lines 41-44).

Regarding claim 11, Chen also discloses wherein said sequencing comprises sequencing first memory accesses queued in inbound queues of said first data transfer interface, in accordance with assigned priorities of the inbound queues (e.g., col. 17, lines 59-64).

Regarding claim 12, Chen also discloses wherein said servicing comprises generating and queuing headers for output responses to said first and second memory accesses (e.g., col. 17, lines 48-51).

Art Unit: 2112

Regarding claim 13, Chen also discloses said servicing comprises queuing output responses to said first and second memory accesses (e.g., Fig. 14, "SECTION PATH", "326").

Regarding claim 14, Chen also discloses merging headers for output responses to said first and second memory accesses and output responses to said first and second memory accesses (e.g., col. 22, lines 30-32).

Regarding claim 15, Chen also discloses selectively outputting headers for output responses to said first and second memory accesses and output responses to said first and second memory accesses to a selected one of said first and said second data transfer interfaces (e.g., col. 22, lines 30-32).

Regarding claim 24, Chen also discloses an on-chip bus (e.g., col. 14, lines 40-42).

Regarding claim 25, Chen also discloses a data traffic router to which said memory unit, said processor, and at least one of said subsystems is attached, said data traffic router facilitating concurrent communication between selected combinations of said memory unit, said processor and said at least one subsystem (e.g., col. 16, lines 41-44).

Regarding claim 26, Chen also discloses a collection of peripheral device controllers (e.g., col. 10, lines 56-66).

Regarding claim 39, Chen also discloses the multiplexor for sequencing memory accesses (e.g., Fig. 17, "Bank 0 Inhibit Matrix" et al., col. 20, lines 16-22).

Claim Rejections - 35 USC § 103

2. Claims 27-29, 31-35, and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen, in view of Mulla (US 6557078 B1).

Regarding claim 27, Chen discloses making first memory accesses of a memory unit of the IC via a first access path in turn; the processor also successively making second memory accesses to said memory unit via a second access path in parallel (e.g., col. 15, lines 52-59); and the memory unit servicing said first and second memory accesses made through said first and second access paths in parallel (e.g., col. 22, lines 26-27, the memory unit of Chen is provided as parallel units).

Regarding claim 28, Chen also discloses queuing said first memory accesses of said processor and said plurality of subsystems of the IC in inbound queues of a first data transfer interface of said memory unit; queuing said second memory accesses of the processor in an inbound queue of a second data transfer interface of said memory unit (e.g., col. 20, lines 53-54); sequencing said first and second memory accesses into a single sequence of memory accesses (e.g., Fig. 14, "320", Fig. 13, "44"); and servicing said first and second memory accesses in accordance with their sequence order (e.g., col. 18, lines 41-44).

Regarding claim 29, Chen also discloses queuing of said first memory accesses of said processor and said plurality of subsystems of the IC in inbound queues of a first data transfer interface comprises queuing said first memory accesses into inbound

Art Unit: 2112

queues of said first data transfer interface having associated priorities, in accordance with priorities of said first memory accesses (e.g., col. 17, lines 59-64).

Regarding claim 31, Chen also discloses sequencing first memory accesses queued in inbound queues of said first data transfer interface, in accordance with assigned priorities of the inbound queues (e.g., col. 17, lines 59-64).

Regarding claim 32, Chen also discloses generating and queuing headers for output responses to said first and second memory accesses (e.g., col. 17, lines 48-51).

Regarding claim 33, Chen also discloses queuing output responses to said first and second memory accesses (e.g., Fig. 14, "SECTION PATH", "326").

Regarding claim 34, Chen also discloses merging headers for output responses to said first and second memory accesses and output responses to said first and second memory accesses (e.g., col. 22, lines 30-32).

Regarding claim 35, Chen also discloses selectively outputting headers for output responses to said first and second memory accesses and output responses to said first and second memory accesses to a selected one of said first and said second data transfer interfaces (e.g., col. 22, lines 30-32).

Regarding claim 40, Chen, applied in parent claim 1, also discloses dedicated memory accesses from the processor (e.g., Fig. 5, "114", col. 11, lines 45-49). Chen does not expressly admit the configuration of dedicated access to the second transfer controller (having gone through preceding arbitration at e.g., Fig. 14, "320"); however, dedicating a port in memory to a particular data type is well known, as seen in Mulla, who teaches dedicated data queuing in a multiport system (e.g., col. 7, lines 37-40). It

Art Unit: 2112

would have been obvious to combine Mulla with Chen because Mulla's dedicated cache allows higher performance (e.g., col. 3, lines 60-67; col. 4, lines 4-6).

3. Claims 5, 10, 21, and 30 rejected under 35 U.S.C. 103(a) as being unpatentable over Chen as applied in parent claims supra, in view of Agarwala (US 6681270).

Regarding claims 5, 10, 21, and 30, Chen discloses prioritizing transfers, but does not expressly mention sequencing accesses in the second transfer interface before sequencing the accesses in the first data transfer interface; however this detail is disclosed by Agarwala. Agarwala discloses setting fixed priorities for transfer units (e.g., col. 3, lines 44-45). It would have been obvious to combine Agarwala with Chen, because Agarwala teaches the advantages of the standard practice in which a data transfer interface ("channel") is assigned a particular priority. Therefore, it would have been obvious to one of ordinary skill in the art to combine Agarwala with Chen to obtain the claimed invention.

Allowable Subject Matter

4. Claims 36-38 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

them from the prior art.

The following is a statement of reasons for the indication of allowable subject matter: the interactions claimed between the processor and the subsystem distinguish

Response to Arguments

Applicant's arguments filed 8/22/05 have been fully considered but they are not persuasive.

Regarding claim 1, Applicant argues that Chen provides "access to different memory sections and, therefore, different memory cells altogether" and thus fails to disclose "that the second access path is to provide access to at least one memory cell accessible through the first access path" (p. 10). Examiner has determined that a new interpretation of Chen teaches these new features, as cited above. In particular Chen provides access from the data controller to any of the memory banks, as elaborated in Figure 17 (note the "Bank Decoders" of that figure). This feature is newly interpreted to teach the amended feature of providing access to the memory cells of the first data controller.

Regarding claims 8 and 16, Applicant argues (pp. 10-11) as in claim 1, which Examiner has treated supra.

Regarding claim 27, Applicant argues that Chen does not provide a dedicated path (p. 11). This argument is moot in view of the new rejection presented supra.

Art Unit: 2112

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Clifford H. Knoll whose telephone number is 571-272-3636. The examiner can normally be reached on M-F 0630-1500.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chf Bird